blob: 2a3b0bbc6318eb4390d5a3ee1389e2aa4cc31e85 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
<table class="head">
<tr>
<td class="head-ltitle">STPCIDE(4)</td>
<td class="head-vol">Device Drivers Manual</td>
<td class="head-rtitle">STPCIDE(4)</td>
</tr>
</table>
<div class="manual-text">
<section class="Sh">
<h1 class="Sh" id="NAME"><a class="permalink" href="#NAME">NAME</a></h1>
<p class="Pp"><code class="Nm">stpcide</code> —
<span class="Nd">STMicroelectronics STPC IDE disk controllers
driver</span></p>
</section>
<section class="Sh">
<h1 class="Sh" id="SYNOPSIS"><a class="permalink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<p class="Pp"><code class="Cd">stpcide* at pci? dev ? function ? flags
0x0000</code></p>
</section>
<section class="Sh">
<h1 class="Sh" id="DESCRIPTION"><a class="permalink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<p class="Pp">The <code class="Nm">stpcide</code> driver supports the
STMicroelectronics STPC x86 SoC internal IDE controllers, and provides the
interface with the hardware for the <a class="Xr">ata(4)</a> driver. The
driver features DMA mode 2 and PIO mode 4 transfer speeds.</p>
<p class="Pp">The 0x0002 flag forces the <code class="Nm">stpcide</code> driver
to disable DMA on chipsets for which DMA would normally be enabled. This can
be used as a debugging aid, or to work around problems where the IDE
controller is wired up to the system incorrectly.</p>
</section>
<section class="Sh">
<h1 class="Sh" id="SEE_ALSO"><a class="permalink" href="#SEE_ALSO">SEE
ALSO</a></h1>
<p class="Pp"><a class="Xr">ata(4)</a>, <a class="Xr">atapi(4)</a>,
<a class="Xr">intro(4)</a>, <a class="Xr">pci(4)</a>,
<a class="Xr">pciide(4)</a>, <a class="Xr">wd(4)</a>,
<a class="Xr">wdc(4)</a></p>
</section>
<section class="Sh">
<h1 class="Sh" id="BUGS"><a class="permalink" href="#BUGS">BUGS</a></h1>
<p class="Pp">The timings used for the DMA and PIO modes are for STPC Atlas and
its siblings with their PCI clock configured at 33 MHz. Other speeds
including the STPC Vega Ultra-IDE controller will need adjustments.</p>
</section>
</div>
<table class="foot">
<tr>
<td class="foot-date">October 31, 2003</td>
<td class="foot-os">NetBSD 10.1</td>
</tr>
</table>
|