diff options
Diffstat (limited to 'static/freebsd/man4/hwpstate_intel.4 3.html')
| -rw-r--r-- | static/freebsd/man4/hwpstate_intel.4 3.html | 92 |
1 files changed, 92 insertions, 0 deletions
diff --git a/static/freebsd/man4/hwpstate_intel.4 3.html b/static/freebsd/man4/hwpstate_intel.4 3.html new file mode 100644 index 00000000..0b43db22 --- /dev/null +++ b/static/freebsd/man4/hwpstate_intel.4 3.html @@ -0,0 +1,92 @@ +<table class="head"> + <tr> + <td class="head-ltitle">HWPSTATE_INTEL(4)</td> + <td class="head-vol">Device Drivers Manual</td> + <td class="head-rtitle">HWPSTATE_INTEL(4)</td> + </tr> +</table> +<div class="manual-text"> +<section class="Sh"> +<h1 class="Sh" id="NAME"><a class="permalink" href="#NAME">NAME</a></h1> +<p class="Pp"><code class="Nm">hwpstate_intel</code> — + <span class="Nd">Intel Speed Shift Technology driver</span></p> +</section> +<section class="Sh"> +<h1 class="Sh" id="SYNOPSIS"><a class="permalink" href="#SYNOPSIS">SYNOPSIS</a></h1> +<p class="Pp">To compile this driver into your kernel place the following line + in your kernel configuration file:</p> +<div class="Bd Pp Bd-indent"><code class="Cd">device cpufreq</code></div> +</section> +<section class="Sh"> +<h1 class="Sh" id="DESCRIPTION"><a class="permalink" href="#DESCRIPTION">DESCRIPTION</a></h1> +<p class="Pp">The <code class="Nm">hwpstate_intel</code> driver provides support + for hardware-controlled performance states on Intel platforms, also known as + Intel Speed Shift Technology.</p> +</section> +<section class="Sh"> +<h1 class="Sh" id="LOADER_TUNABLES"><a class="permalink" href="#LOADER_TUNABLES">LOADER + TUNABLES</a></h1> +<dl class="Bl-tag"> + <dt id="hint.hwpstate_intel.0.disabled"><var class="Va">hint.hwpstate_intel.0.disabled</var></dt> + <dd>Can be used to disable <code class="Nm">hwpstate_intel</code>, allowing + other compatible drivers to manage performance states, like + <a class="Xr">est(4)</a>. Defaults to "0" (enabled).</dd> + <dt id="machdep.hwpstate_pkg_ctrl"><var class="Va">machdep.hwpstate_pkg_ctrl</var></dt> + <dd>Selects between package-level control (the default) and per-core control. + "1" selects package-level control and "0" selects + core-level control.</dd> +</dl> +</section> +<section class="Sh"> +<h1 class="Sh" id="SYSCTL_VARIABLES"><a class="permalink" href="#SYSCTL_VARIABLES">SYSCTL + VARIABLES</a></h1> +<p class="Pp">The following <a class="Xr">sysctl(8)</a> values are available</p> +<dl class="Bl-tag"> + <dt id="dev.hwpstate_intel._d._desc"><var class="Va">dev.hwpstate_intel.%d.%desc</var></dt> + <dd>Describes the attached driver</dd> + <dt>dev.hwpstate_intel.0.%desc: Intel Speed Shift</dt> + <dd style="width: auto;"> </dd> + <dt id="dev.hwpstate_intel._d._driver"><var class="Va">dev.hwpstate_intel.%d.%driver</var></dt> + <dd>Driver in use, always hwpstate_intel.</dd> + <dt>dev.hwpstate_intel.0.%driver: hwpstate_intel</dt> + <dd style="width: auto;"> </dd> + <dt id="dev.hwpstate_intel._d._parent"><var class="Va">dev.hwpstate_intel.%d.%parent</var></dt> + <dd>The CPU that is exposing these frequencies. For example + <var class="Va">cpu0</var>.</dd> + <dt>dev.hwpstate_intel.0.%parent: cpu0</dt> + <dd style="width: auto;"> </dd> + <dt id="dev.hwpstate_intel._d.epp"><var class="Va">dev.hwpstate_intel.%d.epp</var></dt> + <dd>Energy/Performance Preference. Valid values range from 0 to 100. Setting + this field conveys a hint to the hardware regarding a preference towards + performance (at value 0), energy efficiency (at value 100), or somewhere + in between.</dd> + <dt>dev.hwpstate_intel.0.epp: 0</dt> + <dd style="width: auto;"> </dd> +</dl> +</section> +<section class="Sh"> +<h1 class="Sh" id="COMPATIBILITY"><a class="permalink" href="#COMPATIBILITY">COMPATIBILITY</a></h1> +<p class="Pp"><code class="Nm">hwpstate_intel</code> is only found on supported + Intel CPUs.</p> +</section> +<section class="Sh"> +<h1 class="Sh" id="SEE_ALSO"><a class="permalink" href="#SEE_ALSO">SEE + ALSO</a></h1> +<p class="Pp"><a class="Xr">cpufreq(4)</a></p> +<p class="Pp"><cite class="Rs"><span class="RsT">Intel 64 and IA-32 + Architectures Software Developer Manuals</span>, + <a class="RsU" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html</a>.</cite></p> +</section> +<section class="Sh"> +<h1 class="Sh" id="AUTHORS"><a class="permalink" href="#AUTHORS">AUTHORS</a></h1> +<p class="Pp">This manual page was written by <span class="An">D Scott + Phillips</span> + <<a class="Mt" href="mailto:scottph@FreeBSD.org">scottph@FreeBSD.org</a>>.</p> +</section> +</div> +<table class="foot"> + <tr> + <td class="foot-date">April 21, 2020</td> + <td class="foot-os">FreeBSD 15.0</td> + </tr> +</table> |