summaryrefslogtreecommitdiff
path: root/cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc
diff options
context:
space:
mode:
authorJacob McDonnell <jacob@jacobmcdonnell.com>2025-03-17 13:28:07 -0400
committerJacob McDonnell <jacob@jacobmcdonnell.com>2025-03-17 13:28:07 -0400
commite746f8732def7e970eb832ac22e1ad0787f365ac (patch)
tree8469b5781cbce4d7d08ac30623a1afadc617e5e9 /cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc
parentc391536a0a499291726e37d341ee923fe2d07944 (diff)
HW 8: RTI ISR increments and prints time, bad timing
Diffstat (limited to 'cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc')
-rw-r--r--cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc1
1 files changed, 1 insertions, 0 deletions
diff --git a/cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc b/cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc
new file mode 100644
index 0000000..f3ce7c9
--- /dev/null
+++ b/cmpen472_hw8McDonnell/Full_Chip_Simulation.hwc
@@ -0,0 +1 @@
+LOADMEM default.mem