<feed xmlns='http://www.w3.org/2005/Atom'>
<title>jas.git/src/parser.y, branch main</title>
<subtitle>A RISC-V assembler using Bison &amp; Flex</subtitle>
<id>https://git.mcdonnell.dev/jas.git/atom?h=main</id>
<link rel='self' href='https://git.mcdonnell.dev/jas.git/atom?h=main'/>
<link rel='alternate' type='text/html' href='https://git.mcdonnell.dev/jas.git/'/>
<updated>2026-03-16T00:59:54Z</updated>
<entry>
<title>refactor: Explicit register names &amp; instructions</title>
<updated>2026-03-16T00:59:54Z</updated>
<author>
<name>Jacob McDonnell</name>
<email>jacob@jacobmcdonnell.com</email>
</author>
<published>2026-03-16T00:59:54Z</published>
<link rel='alternate' type='text/html' href='https://git.mcdonnell.dev/jas.git/commit/?id=7025f30be3b6cccf9f419daec9f0b7aeeaa2d6d3'/>
<id>urn:sha1:7025f30be3b6cccf9f419daec9f0b7aeeaa2d6d3</id>
<content type='text'>
Explicit tokenization of register names and instructions. This forces
stricter syntax conformance and prevents errors from slipping through.
This also prevents the user from using these keywords as names other
than for their intended use.
</content>
</entry>
<entry>
<title>feat: Parsing modifiers and directives</title>
<updated>2026-03-16T00:03:26Z</updated>
<author>
<name>Jacob McDonnell</name>
<email>jacob@jacobmcdonnell.com</email>
</author>
<published>2026-03-16T00:03:26Z</published>
<link rel='alternate' type='text/html' href='https://git.mcdonnell.dev/jas.git/commit/?id=efb0a239c4aaee370d97caf216859a724d7f72bd'/>
<id>urn:sha1:efb0a239c4aaee370d97caf216859a724d7f72bd</id>
<content type='text'>
Support added for parsing a limited set of directives and for all access
modifiers.
</content>
</entry>
<entry>
<title>refactor!: Switched from x86_64 to RISC-V</title>
<updated>2026-03-15T00:45:12Z</updated>
<author>
<name>Jacob McDonnell</name>
<email>jacob@jacobmcdonnell.com</email>
</author>
<published>2026-03-15T00:45:12Z</published>
<link rel='alternate' type='text/html' href='https://git.mcdonnell.dev/jas.git/commit/?id=68b9f87bc3b6bd6ccb3773641578b0d914e61104'/>
<id>urn:sha1:68b9f87bc3b6bd6ccb3773641578b0d914e61104</id>
<content type='text'>
Switched from x86_64 to RISC-V because RISC-V is a cleaner and simpler
architecture and I'm more familiar with it since it's similar to MIPS.

BREAKING CHANGE: Switched from x86_64 to RISC-V
</content>
</entry>
<entry>
<title>feat: Initial parsing of instructions</title>
<updated>2026-03-14T22:44:18Z</updated>
<author>
<name>Jacob McDonnell</name>
<email>jacob@jacobmcdonnell.com</email>
</author>
<published>2026-03-14T22:44:18Z</published>
<link rel='alternate' type='text/html' href='https://git.mcdonnell.dev/jas.git/commit/?id=0c81ee06d19d1d7f67dab3c2c9da268b0c55e3c0'/>
<id>urn:sha1:0c81ee06d19d1d7f67dab3c2c9da268b0c55e3c0</id>
<content type='text'>
Initial ability to parse basic instructions. Currently hex numbers are
broken and immediates with labels (movl $str, %ecx) are broken.
</content>
</entry>
</feed>
